This paper describes a new technique for minimising power dissipation in full scan sequential circuits during test application. The technique increases the correlation between successive states during shifting in test vectors and shifting out test responses by reducing spurious transitions during test application. The reduction is achieved by freezing the primary input part of the test vector until the smallest transition count is obtained which leads to lower power dissipation. This paper presents a new algorithm which determines the primary input change time such that maximum saving in transition count is achieved with respect to a given test vector and scan latch order. It is shown how combining the proposed technique with the recently reported scan latch and test vector ordering yields further reductions in power dissipation during test application. Exhaustive experimental results using compact and non compact test sets demonstrate substantial savings in power dissipation using a simulated annealing-based design space exploration. As an example saving of 34% in power dissipation for benchmark circuit s713 is achieved.
Introduction
Performance, cost and testability are the main parameters targeted during the synthesis and optimisation phase of integrated circuits. Recently the issue of low power dissipation has emerged as an important parameter in the design flow [1] and has been investigated at different design hierarchy levels. High level power minimisation techniques [2, 3, 4] trade-off throughput, area and power dissipation during scheduling, allocation and binding. At the logic level, two successful power management techniques, based on precomputation [5, 6] and guarded evaluation [7] have been presented. While the above research has outlined solutions for minimising power dissipation during the normal (functional) mode of operation, it is essential to examine the power dissipation during the test mode of operation. It was outlined in [8] that power dissipated during test application is substantially higher than power dissipated during functional operation, which can lead to loss of yield and decrease the reliability of the circuit under test. High power dissipation during test application is due to the following two problems: correlation between consecutive test vectors generated by an automatic test pattern generator (ATPG) is very low since a test vector is generated for a given target fault without any consideration of the previous test vector in the test sequence.
use of scan design for testability (DFT) technique destroys the correlation that typically exists between successive states of the sequential circuit by allowing the application of any desired values to the state latches.
To overcome the problem of high power dissipation during test application, a power-constrained test scheduling algorithm has been proposed for high performance memories and multichip modules [9] . The algorithm is based on a resource graph formulation for the test problem and tests are scheduled concurrently without exceeding their power ratings during test application.
A new ATPG tool [10] was proposed to overcome the low correlation between consecutive test vectors during test application. Despite achieving the objectives of safe and inexpensive testing of low power circuits the approach in [10] increased the test application time. Furthermore, in the case of sequential circuits, only the combinational part assuming parallel scan is considered to contribute to power dissipation. However, recently Dabholkar et al. [11] showed that the power dissipation in full scan sequential circuits depends not only on the combinational part but also on the sequential part of the circuit. Here the two above mentioned problems associated with low power testing are solved as follows. Test vector ordering was used to solve the low correlation between consecutive test vectors, while scan latch ordering was employed to introduce correlation between consecutive states during test application. Further benefit of the technique proposed in [11] is that minimisation of power dissipation during test application has been achieved without any increase in test application time unlike [9, 10] . The techniques in [11] did not consider the effect of the timing of the primary input part of the test vector on the power dissipation during test application.
The aim of this paper is to analyse and exploit the influence of primary input freezing on minimisation of power dissipation during test application. Furthermore, the effect of combining the primary input freezing with test vector and scan latch ordering on power dissipation is investigated. In section 2, the power dissipation model and the parameters which are accountable for power dissipation in full scan circuits during test application are described. Section 3 outlines that primary input freezing has profound impact on reducing spurious transitions during test application. New algorithms for exploiting all the parameters which lead to substantial savings are introduced in section 4. Experimental results and conclusions are presented in sections 5 and 6 respectively.
Power Dissipation During Test Application
Power dissipation in CMOS circuits can be divided into static, short circuit, leakage and dynamic power dissipation. The static power dissipation is negligible for correctly designed circuit, short circuit power dissipation caused by short circuit current during switching and power dissipated by leakage currents contribute up to 20% of the total power dissipation. The remaining 80% is attributed to dynamic power dissipation caused by switching of the gate outputs [12] .
If the gate is part of a synchronous digital circuit controlled by global clock, it follows that the dynamic power P d required to charge and discharge the output capacitance load of every gate is:
where C load is the load capacitance, V DD is the supply voltage, T cyc is the global clock period, and N G is the total number of gate output transitions (0¨1 or 1¨0). The vast majority of power reduction techniques concentrate on minimising the dynamic power dissipation by reducing one or more variables of P d . The supply voltage V DD is usually not under designer control and global clock period T cyc , or more generally, the system throughput is a constraint rather than a design variable. Thus, node transition count
is used as quantitative measure for power dissipation throughout the paper. It has been assumed that load capacitance for each gate is equal to the number of fan-outs. The node transition count in scan latches N SL is considered as in [11] , where it was shown that for input changes 0¨0
and 1¨1, N SL min ¡ 2, whilst for input changes 0¨1 and 1¨0, N SL max ¡ 6. Previous research has established that node transition count depends on two factors, test vector ordering and scan latch ordering, when circuit is in the test mode [11] .
To illustrate the factors accountable for power dissipation consider the s27 circuit ( Figure   1 ) from the commonly accepted ISCAS89 benchmark set [13] . The 
. Figure 1 , where the number of scan latches is 3, at times t 0 , t 1 , and t 2 the scan latches are in the shift mode and the values on the input lines of the combinational part of the circuit are irrelevant. The value of primary inputs is important only at t 3 when the entire test vector is applied to the combinational part of the circuit. Therefore the primary inputs can be frozen (keep the value of the previous test vector) during t 0 to t 2 without affecting the testing process.
To illustrate the importance of primary input freezing consider the application of test vector 
, scan latch order
and primary input change times set at t V 1 
Proposed Algorithms for Minimising Power Dissipation During Test Application
In section 4.1 a new algorithm which computes best primary input change time for each test vector with respect to a given test vector and scan latch order is given. Section 4.2 shows how combining the proposed technique with the recently introduced scan latch and test vector ordering using a simulated annealing-based design space exploration leads to further reductions in power dissipation during test application.
Best Primary Input Change (BPIC) Algorithm
Spurious transitions induced by fixed primary input changes as outlined in [15] . Each new solution is generated using one of the following:
randomly choose two scan latches S i and S j from the actual scan latch order
and exchange their position generating a new scan latch order
, where m is the number of scan latches in the circuit.
randomly choose two test vectors V a and V b from the actual test vector order
and exchange their position generating a new test vector order
, where n is the number of test vectors in the test set.
The alternative application of exchanges between randomly chosen test vectors and scan latches proves to be efficient in exploring the discrete design space. For each new solution the proposed best primary input change algorithm BPIC(S NEW C NEW ) is called to determine the best primary input change times for all the test vectors from S NEW according to the scan latch order in C NEW . New solutions are either accepted or rejected depending on the acceptance criterion defined in the simulated annealing algorithm [16] . If the best solution so far is reached then it is saved in
which is returned at the end of the optimisation process. The optimisation process is terminated after the variation in the average cost over a selected number of sequences of solutions falls bellow a given value as described in [15] . It is important to note that all the factors accountable for power dissipation during test application as described in sections 2 and 3 are included in the optimisation process. This leads to high savings in power dissipation as outlined in the experimental results section.
Experimental Results
This section demonstrates through a set of benchmark examples that the proposed best primary input change (BPIC) algorithm outlined in section 4.1 yields savings in power dissipation during test application. Furthermore the savings can be substantially improved when BPIC is integrated with test vector ordering and scan latch ordering as described in the algorithm in section 4.2.
These algorithms have been implemented within the framework of a low power testing system on a 350 MHz Pentium II PC with 64 MB RAM running Linux and using GNU CC version 2.7. Table 2 shows the results when the BPIC algorithm is applied by itself (i.e. without scan latch and test vector ordering) for 24 commonly accepted ISCAS89 benchmark circuits [13] .
The first and second columns give the circuit name and the number of scan latches (SL) respectively. The third column gives the number of test vectors (TV) generated by the ATPG tool ATOM [17] . The average value of node transition count (NTC), which is the total value of NTC divided by the total number of clock cycles, for as soon as possible (ASAP), as late as possible (ALAP), and the proposed best primary input change (BPIC) test application strategies outlined in section 3, are given in columns 4, 5 and 6 respectively. The average value of NTC is calculated under the assumption of the zero delay model. The power minimisation techniques described in this paper also apply to other delay models, such as unit delay model [18] and variable delay model [19] . It can been clearly seen from This clearly shows that using compact test sets and hence decreasing the test application time
will not increase the power dissipation during test application in full scan sequential circuits.
While the application of the BPIC algorithm reduces average value of NTC when compared to ASAP and ALAP test application strategies, as shown in Tables 2 and 3 down to 4% as in the case of s838. However, this still presents an improvement when compared to ASAP and ALAP which yield reductions only of 3%. Table 5 shows the results for ASAP, ALAP and BPIC test application strategies when using compact test sets. Again the proposed BPIC provides better results than ASAP and ALAP, for all the circuits from the benchmark set. It is interesting to note that NTC values for BPIC test application strategy when using noncompact and compact test sets are similar. This indicates that test set size has no influence on the average value of NTC confirming that the only three accountable factors for power dissipation during test application in full scan circuits are test vector ordering, scan latch ordering and primary input freezing. For some of the examples the computational time for completing the optimisation may increase over 40,000s using a Pentium II processor at 350 MHz, as shown in Table 4 . This is due to the huge size of the design space and the low number of solutions with identical NTC which clearly leads to longer times for exploration and convergence of the simulated annealing algorithm. However, when using compact tests as shown in Table 5 , due to smaller number of test vector vectors and consequently the size design space, lower time for completion is required which leads to the conclusion that compact test sets have benefits in both test application time as well as in computational time with similar reductions in power dissipation.
Conclusions
This paper has proposed a new technique for minimising power dissipation in full scan se- 
